Embedded SoPC Design with Nios II Processor and Verilog Examples (dhl)

Pong P. Chu

Embedded SoPC Design with Nios II Processor and Verilog Examples (dhl)

買這商品的人也買了...

相關主題

商品描述

Explores the unique hardware programmability of FPGA-based embedded systems, using a learn-by-doing approach to introduce the concepts and techniques for embedded SoPC design with Verilog

An SoPC (system on a programmable chip) integrates a processor, memory modules, I/O peripherals, and custom hardware accelerators into a single FPGA (field-programmable gate array) device. In addition to the customized software, customized hardware can be developed and incorporated into the embedded system as well—allowing us to configure the soft-core processor, create tailored I/O interfaces, and develop specialized hardware accelerators for computation-intensive tasks.

Utilizing an Altera FPGA prototyping board and its Nios II soft-core processor, Embedded SoPC Design with Nios II Processor and Verilog Examples takes a "learn by doing" approach to illustrate the hardware and software design and development process by including realistic projects that can be implemented and tested on the board.

Emphasizing hardware design and integration throughout, the book is divided into four major parts:

  • Part I covers HDL and synthesis of custom hardware

  • Part II introduces the Nios II processor and provides an overview of embedded software development

  • Part III demonstrates the design and development of hardware and software of several complex I/O peripherals, including a PS2 keyboard and mouse, a graphic video controller, an audio codec, and an SD (secure digital) card

  • Part IV provides several case studies of the integration of hardware accelerators, including a custom GCD (greatest common divisor) circuit, a Mandelbrot set fractal circuit, and an audio synthesizer based on DDFS (direct digital frequency synthesis) methodology

While designing and developing an embedded SoPC can be rewarding, the learning can be a long and winding journey. This book shows the trail ahead and guides readers through the initial steps to exploit the full potential of this emerging methodology.

商品描述(中文翻譯)

本書探討了基於FPGA的嵌入式系統的獨特硬體可程式性，並以實踐學習的方式介紹了使用Verilog進行嵌入式SoPC設計的概念和技術。

SoPC（可程式晶片系統）將處理器、記憶體模組、I/O外設和自定義硬體加速器集成到單個FPGA（現場可程式閘陣列）裝置中。除了定制軟體外，還可以開發和整合定制硬體到嵌入式系統中，從而可以配置軟核處理器、創建定制的I/O接口，並開發用於計算密集型任務的專用硬體加速器。

本書利用Altera FPGA原型板及其Nios II軟核處理器，採用“實踐學習”的方式，通過包含可在該板上實施和測試的實際項目，來說明硬體和軟體設計和開發過程。

本書強調硬體設計和整合，分為四個主要部分：

- 第一部分介紹了自定義硬體的HDL和綜合。
- 第二部分介紹了Nios II處理器，並概述了嵌入式軟體開發。
- 第三部分演示了幾個複雜I/O外設的硬體和軟體設計和開發，包括PS2鍵盤和滑鼠、圖形視頻控制器、音頻編解碼器和SD（安全數位）卡。
- 第四部分提供了幾個硬體加速器整合的案例研究，包括自定義GCD（最大公因數）電路、Mandelbrot集合分形電路和基於DDFS（直接數位頻率合成）方法的音頻合成器。

儘管設計和開發嵌入式SoPC可能具有回報，但學習過程可能是一段漫長而曲折的旅程。本書展示了前方的道路，並引導讀者通過初始步驟，充分發揮這種新興方法的潛力。

類似商品