Practical UVM: Step by Step with IEEE 1800.2 (Paperback)
暫譯: 實用 UVM：IEEE 1800.2 的逐步指南 (平裝本)
Vasudevan, Srivatsa
- 出版商: R. R. Bowker
- 出版日期: 2020-02-28
- 售價: $2,500
- 貴賓價: 9.8 折 $2,450
- 語言: 英文
- 頁數: 446
- 裝訂: Quality Paper - also called trade paper
- ISBN: 0997789611
- ISBN-13: 9780997789614
-
相關分類:
Verilog
立即出貨 (庫存 < 3)
買這商品的人也買了...
-
人月神話：軟體專案管理之道 (20 週年紀念版)(The Mythical Man-Month: Essays on Software Engineering, Anniversary Edition, 2/e)$480$379 -
程式設計師的自我修養－連結、載入、程式庫$580$493 -
Debug Hacks 除錯駭客 -- 極致除錯的技巧與工具$580$458 -
PCI Express Technology 3.0 (dhl)$3,980$3,900 -
Binary Hacks -- 駭客秘傳技巧一百招$580$458 -
Advanced Chip Design, Practical Examples in Verilog (Paperback)$1,800$1,764 -
$330SystemVerilog 驗證 -
Digital Logic RTL & Verilog Interview Questions (Paperback)$800$784 -
SystemVerilog Assertions Handbook : for Dynamic and Formal Verification, 4/e (Paperback)$3,600$3,528 -
A Practical Introduction to Hardware/Software Codesign 2/e (paper)$4,030$3,829 -
RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design (Paperback)$4,400$4,180 -
Logic Design and Verification Using SystemVerilog (Revised)$2,580$2,528 -
$594手把手教你設計 CPU-RISC-V 處理器篇 -
芯片驗證漫遊指南 : 從系統理論到 UVM 的驗證全視界$594$564 -
$354Bash Cookbook (簡體中文版) -
Deep Learning - Hardware Design$680$646 -
小輕快跨平台：王的編輯器 Visual Studio Code 聖經$880$695 -
Computer Organization and Design Risc-V Edition: The Hardware Software Interface, 2/e (Paperback)$3,400$3,332 -
UVM 實戰$594$564 -
Digital Design and Computer Architecture: Risc-V Edition (Paperback)$3,500$3,325 -
SystemVerilog with RISC-V Processor Design (Paperback)$1,800$1,764 -
PID 控制系統設計 — 使用 MATLAB 和 Simulink 模擬與分析$534$507 -
數字電路設計與驗證快速入門 — Verilog + SystemVerilog$594$564 -
基於 MATLAB 的電力電子技術和交直流調速系統模擬, 3/e$414$393 -
$607UVM 芯片驗證技術案例集
商品描述
The Universal Verification Methodology is an industry standard used by many companies for verifying ASIC devices. It has now become an IEEE standard IEEE 1800.2. This book provides step-by-step instructions, coding guidelines and debugging features of UVM explained clearly using examples. It also contains porting instructions from UVM 1.2 to UVM 1800.2 along with detailed explanations of many new features in the latest release of UVM. The Table of Contents, Preface, and detailed information on this book is available on www.uvmbook.com.
商品描述(中文翻譯)
通用驗證方法學（Universal Verification Methodology, UVM）是一個行業標準，許多公司用於驗證ASIC設備。它現在已成為IEEE標準IEEE 1800.2。本書提供逐步指導、編碼準則以及UVM的除錯功能，並通過範例清楚地解釋。它還包含從UVM 1.2遷移到UVM 1800.2的指導說明，以及對最新版本UVM中許多新功能的詳細解釋。本書的目錄、前言和詳細資訊可在www.uvmbook.com上獲得。
